Universal VLSI Protoboard

ni logic Pvt. Ltd.,
25/B5, Bandal Complex,
Paud Road, Kothrud,
Pune – 411 038.
Maharashtra.
Tele-Fax: + 91 - 20 - 2528 6948
info@ni2designs.com
www.ni2designs.com
Table of contents

1. Introduction
   a. Introduction to Programmable logic and PLDs
   b. Product Introduction
2. Features and Specifications
3. Diagrams
   a. I/O Connections for Xilinx FPGA
   b. I/O Connections for Altera FPGA
   c. I/O Connections for CPLDs
   d. Baseboard legend diagram
4. Precautions
5. Design Flow
   a. PLD design flow
   b. Xilinx webpack design flow
   c. Altera Quartus-II design flow
6. Configuration/Downloading
   a. Types of Modes
   b. Jumper setting for mode selection
7. Pin Assignments
8. Jumper settings
9. Sample Codes
10. Glossary
Chapter 1: Introduction

1.a What is Programmable Logic?
In the world of digital electronic systems, there are three basic kinds of devices: memory, microprocessors, and logic. Memory devices store random information such as the contents of a spreadsheet or database. Microprocessors execute software instructions to perform a wide variety of tasks such as running a word processing program or video game. Logic devices provide specific functions, including device-to-device interfacing, data communication, signal processing, data display, timing and control operations, and almost every other function a system must perform.

Fixed Logic versus Programmable Logic
Logic devices can be classified into two broad categories - fixed and programmable. As the name suggests, the circuits in a fixed logic device are permanent, they perform one function or set of functions - once manufactured, they cannot be changed. On the other hand, programmable logic devices (PLDs) are standard, off-the-shelf parts that offer customers a wide range of logic capacity, features, speed, and voltage characteristics - and these devices can be changed at any time to perform any number of functions.

With fixed logic devices, the time required to go from design, to prototypes, to a final manufacturing run can take from several months to more than a year, depending on the complexity of the device. And, if the device does not work properly, or if the requirements change, a new design must be developed. The up-front work of designing and verifying fixed logic devices involves substantial "non-recurring engineering" costs, or NRE. These NRE costs can run from a few hundred thousand to several million dollars.

With programmable logic devices, designers use inexpensive software tools to quickly develop, simulate, and test their designs. Then, a design can be quickly programmed into a device, and immediately tested in a live circuit. There are no NRE costs and the final design is completed much faster than that of a custom, fixed logic device.
Another key benefit of using PLDs is that during the design phase customers can change the circuitry as often as they want until the design operates to their satisfaction. That’s because PLDs are based on re-writable memory technology - to change the design, the device is simply reprogrammed. Once the design is final, customers can go into immediate production by simply programming as many PLDs as they need with the final software design file.

**CPLDs and FPGAs**

The two major types of programmable logic devices are field programmable gate arrays (FPGAs) and complex programmable logic devices (CPLDs). Of the two, FPGAs offer the highest amount of logic density, the most features, and the highest performance. The largest FPGA provides millions of “system gates” (the relative density of logic). These advanced devices also offer features such as built-in hardwired IP cores (such as the IBM Power PC, PCI cores, microcontrollers, peripherals, etc), substantial amounts of memory, clock management systems, and support for many of the latest, very fast device-to-device signaling technologies. FPGAs are used in a wide variety of applications ranging from data processing and storage, to instrumentation, telecommunications, and digital signal processing.

CPLDs, by contrast, offer much smaller amounts of logic - up to about 10,000 gates. But CPLDs offer very predictable timing characteristics and are therefore ideal for critical control applications. Low power CPLDs are also available and are very inexpensive, making them ideal for cost-sensitive, battery-operated, portable applications such as mobile phones and digital handheld assistants.

**The PLD Advantage**

Fixed logic devices and PLDs both have their advantages. Fixed logic devices, for example, are often more appropriate for large volume applications because they can be mass-produced more economically. For certain applications where the very highest performance is required, fixed logic devices may also be the best choice.

However, programmable logic devices offer a number of important advantages over fixed logic devices, including:
PLDs offer customers much more flexibility during the design cycle because design iterations are simply a matter of changing the programming file, and the results of design changes can be seen immediately in working parts.

PLDs do not require long lead times for prototypes or production parts - the PLDs are already on a distributor's shelf and ready for shipment.

PLDs do not require customers to pay for large NRE costs and purchase expensive mask sets - PLD suppliers incur those costs when they design their programmable devices and are able to amortize those costs over the multi-year lifespan of a given line of PLDs.

PLDs allow customers to order just the number of parts they need, when they need them, allowing them to control inventory. Customers who use fixed logic devices often end up with excess inventory which must be scrapped, or if demand for their product surges, they may be caught short of parts and face production delays.

PLDs can be reprogrammed even after a piece of equipment is shipped to a customer. In fact, thanks to programmable logic devices, a number of equipment manufacturers now tout the ability to add new features or upgrade products that already are in the field. To do this, they simply upload a new programming file to the PLD, via the Internet, creating new hardware logic in the system.

Conclusion
The value of programmable logic has always been its ability to shorten development cycles for electronic equipment manufacturers and help them get their product to market faster. As PLD suppliers continue to integrate more functions inside their devices, reduce costs, and increase the availability of time-saving IP cores, programmable logic is certain to expand its popularity with digital designers.
1.b Product Information

The **Universal VLSI Protoboard** is a low cost universal platform for testing and verifying designs based on the Xilinx and Altera PLDs. Using this protoboard the user can verify his PLD designs with practical concepts of HDL designing.

**Universal VLSI Protoboard** supports multiple vendor devices from Xilinx and Altera, who are world leader in PLD manufacturing. It supports **Spartan-2** and **XC9500** series of devices from Xilinx; and **ACEX 1K** and **MAX7000s** series of devices from Altera.

The **Universal VLSI Protoboard** has not limited himself for I/O requirement in designs; it supports packages like PLCC84, TQ144 and PQ208.
Chapter 2: Features & Specifications

2.a Features and Specifications

Technical specs *

* Multi-vendor device support for Xilinx and Altera PLDs.
* Packages supported PLCC84, TQ144 and PQ208.
* Upto 140 user I/Os.
* Four Multiplexed 7-Segment displays.
* Interface to RS232 with 9-pin D-type connector.
* User selectable configuration modes, using either SPROM / JTAG / Slave Serial.
* Byte-blaster cable interface for configuration of Altera FPGAs.
* On board 8-MHz Clock oscillator (user selectable).
* Configurable 24 switches as I/P or O/P.
* 16 digital LED indicated outputs
* Power on Reset and configuration reset key.
* Power on Reset and configuration reset key.
* Support for different I/O Standards.
* Complaint with Xilinx ISE series software.
* Complaint with Altera Quartus design software.
2.b Individual Module Specification *

? Xilinx CPLD Module
  o XC9572 PC84-15C containing 72 macrocells with 1,600 usable gates.

? Xilinx FPGA Module
  o 30,000 gate density XC2S30 PQ208-5 FPGA from Xilinx.

? Altera CPLD Module
  o EPM7128SLC84-15C device containing 128 macrocells with 2,500 usable gates.

? Altera FPGA Module
  o 50,000 gate density EP1K50 TQ144-3C FPGA from Altera.

*Note: Above module are optional with the product.
Power supply
The 3.3V and +2.5V are generated onboard through regulators, other supply voltages are applied from external power supply. Here is the list of voltages on board used.
+5V
-5V
+12V
+3.3V
+2.5V

*Note: The above specifications and features of product are subject to change with new versions of product.*

Connectors

<table>
<thead>
<tr>
<th>Header Name</th>
<th>Ident</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA Header</td>
<td>JH1, JH2, JH3, JH4</td>
</tr>
<tr>
<td>Power supply</td>
<td>JP6</td>
</tr>
</tbody>
</table>

Jumpers
Jumpers are provided on baseboard for selection of
1. Configuration mode pins
2. Bypassing the PROM
3. Selecting configurable Input or Output
4. Selecting the O/P LEDs.
   - JP1 Mode selection header
   - JP2 PROM bypass
   - JP3 PROM bypass
   - S0-S7 SW1
   - S8-S15 SW2
   - S16-S23 SW3
   - JL0-JL7 O/P LEDs
   - JL8-JL15 O/P LEDs
**Downloading cable**

**For Xilinx PLDs**
For configuration of Xilinx FPGA and CPLD from PC, a 9 pins D Type connector is provided on baseboard. The **Universal Protoboard** can be connected to PC's parallel port with cable provided having 25 pins D Type connector on other end.

**For Altera PLDs**
Altera PLD adaptors have onboard JTAG header. User has to connect the programming JTAG cable provided on this header and other end to PCs parallel port to configure the PLDs.

**Note:** Kindly remove the cables by its headers only. Removing the cables by handling its wire may cause damage to its joints.
Chapter 3: Diagrams

3.1 System Connection Diagram (Xilinx FPGA)

**Diagram:**

- **Spartan-II FPGA PQ208**
  - Config. Reset
  - Functional Reset
  - Clock
  - RS-232

- **7 Seg. Displays**
- **16 O/P LEDs**
- **24 configurable switches**

- **Jumpers**

---

ni logic Pvt. Ltd., Pune
3.b System Connection Diagram (Altera FPGA)
3.c System Connection Diagram (CPLDs)
3.d Universal Protoboard component legend diagram

Configuration Mode Selection

Configurable I/Os

7 segment Displays

Regulators

ni logic Pvt. Ltd.

Pune, India
Chapter 4: Precautions

- Verify the power on LED status after applying power to the trainer.
- Connect the 9 pin D connector of the cable to the trainer only after confirming the above.
- During downloading make sure that the jumper selections are proper.
- Select the proper configuration mode during programming, else programming can fail.
- Take care for adaptor position before plugging on the board.
- Insert the PLD adaptor by looking at the circle marks given on the baseboard and adaptor card.
- Before implementation, it is necessary to lock the pins in user constraint file (UCF) as per the design and I/Os used.
- For downloading the bit stream, the downloading circuit requires a stable supply; hence it is recommended to use power supply given along with the trainer board.
- Kindly remove the cables from holding its headers only. Removing the cables from holding its wires may cause damage to cable joints.
Chapter 5: Design Flow

**HDL (Verilog, VHDL)**

*Hardware Description Language.*

*Very High speed Integrated circuit HDL.*

*Verilog* having ‘C’ based constructs.

**Functional Verification**

Functional simulation of the design.

No timings are considered.

**Synthesis**

Process for converting design specifications into gate level netlist.

Needs synthesis library containing target technology information.

**Implementation**

Combined name for processes like for translation, floorplanning, mapping, place & route, bit file generation.

For locking input and output signal to the particular pins of the device user must write UCF (User Constraint File) before implementation.

Output of implementation is .BIT for FPGA and .JED file for CPLD, which can be directly program into the target device.

This is the process by which user can physically download the design programming files from PC to target device using programming cable.

To program CPLD, select Boundary scan (JTAG) mode.

To program FPGA, select Boundary scan, slave serial mode or Master serial Mode.
Using EDA Tools

In this chapter we will see how a project can be created in Xilinx and Altera EDA tools, and how we can proceed to use Universal Protoboard to perform our experiments.
We take the example of half adder and implement on both vendor devices.

Design flow for Xilinx ISE series softwares

Step 1: Open ISE webpack software.

Step 2: Create new project

Step 3: Go to project menu and select new source
Step 4: Select VHDL source file, name it **adder**, click next, and enter entity I/Os as A, B, Sum & Carry.

Step 5: Write VHDL code for **half adder**.
Step 6: Create new source file for implementation constraint file. Name it `adder_UCF`, and associate with the corresponding design file.

Step 7: To assign the pin location of the design, open the UCF file, to run the constraint editor where we have to lock the I/Os of design to a particular pin number.
Step 8: Once the constraint editor is open, goto **ports** tab, and assign the pins by referring the Pin assignment chapter.

Eg: net A loc =p82;

Step 9: Save the UCF file and come back to project navigator. Now selecting the **adder** design file, run the **synthesis** process, there after **Implementation** and finally run generate **programming file** option.
Step 10: After the all the three processes are successfully over, run the configure device (impact) option to open the impact programmer. After opening impact add Xilinx device design file, for CPLD it is *.jed file, and for FPGA it is *.bit file.

Step 11: Go to operations option and select program option.
Step 12: Keep the erase option enabled and click OK.

Step 13: After erasing the CPLD, the programming would start and will configure the particular device.

Now check the functionality on the board and verify it by applying different inputs.
Design Flow for Quartus-II series of software of Altera.

Install Quartus-II (version 3.0 & above) software on your machine, the supported platforms are windows NT/XP/2000.

We take the same example for implementing on the Altera MAX7000s CPLD.

Step 1: Start Quartus-II (version 3.0 & above) software.

Step 2: For new project creation, go to File option and select new project wizard. In the opened window, specify project location and design and entity name. For eg. Entiy name `adder`, and top design name also `adder`. Click “next”.

![New Project Wizard: Directory, Name, and Top-Level Entity](image)
Step 3: Click “next” button till you reach EDA tool settings window, there keep all options as none, which in default will select the inbuilt design tools and softwares for the design processing. **Click “next”**.

Step 3: Select MAX700S device family in the next window. **Click “next”**.
Step 4: In the next window, select the device as **EPM7128SLC84-15**. Click “next”.

![Image of the New Project Wizard: Select a Target Device window]

Step 5: Click “Finish”. And the new project would be created. Now we need to make and add new design file in the project. So goto “File” menu, and click “New”, and select **VHDL File**, in the “device design files” tab. Click “OK”.

![Image of the File menu and New VHDL File selection]

---

**Note:**
- Ensure you select the correct device configuration in the New Project Wizard.
- In the VHDL File creation, specify the file name and location as per your project requirements.
- Follow the on-screen instructions for additional project settings.
Step 6: Write the VHDL code for half adder design, and save the file as “adder.vhd”

Step 7: Now goto processing menu- then – start -, click start analysis and synthesis.
Step 8: Read the synthesis reports

Step 9: For performing simulation, we need to create stimuli file from where we can apply input signals and watch the o/p waveforms.
Goto file menu, and click new file, goto other files tab, and select “vector waveform file” option.
Step 10: Add the entity signals in the waveform window, and apply different sets of value to check the functionality. Save the file as the same name of entity, `adder.vwf`.

Step 11: In Altera Quartus-II software you can perform **Functional** and **Timing** simulation. For simulation mode settings, for to assignments menu, and click **settings**.
**Step 12:** Now goto **simulator setting**, then to **mode**, and in the right-hand side window, select the simulation mode to **Functional**.

**Step 13:** After clicking OK, come back to main window, and goto processing window, and click start simulation, the Quartus-II will start the simulation the result would appear in couple of minutes. Observe the results, if found bugs, then change VHDL code and start simulation again.
Step 14: Once the simulation results found correct, then we need to implement the design in the target device. For this we need to lock our design I/Os with the Kit I/O pin details. Goto assignment menu, click “assign pin” option.

Step 15: Looking at the pin assignment chapter, lock the MAX7000s CPLD I/O with the particular pin no., for this select the I/O number on the LHS, name the design I/O in the bottom pin name option, and then click add, the particular signal will be locked to that pin number.
Step 16: Once the pin assignment is over, come back to main window. Now we need to implement the design on the particular device. So goto **processing** menu, and click **start compilation** process. Which will fit the design in CPLD and generate the programming file.

Step 17: Once the **compilation** process is over, user can check the **reports** and see the floorplan window.
**Step 18:** Now we need to program CPLD, for this goto tools menu, and click programmer. Which will open the programmer; the software will automatically add the programming file (adder.pof). In the opened window select the **program/configure** option. Now we need to select the programming hardware, for which click the hardware tab on the LHS of programming window.

**Step 19:** In the opened window Click **add hardware** tab, and select the hardware type as **ByteBlasterMV** or **ByteBlaster II** and port as **LPT1**.
Step 20: Come back to **hardware setup** window, and click the **select hardware** tab and close the window.

Step 21: Now click the **start-programming** button (play symbol) on the top LHS of the programming window (keep the program/configure option selected).
Step 22: The programmer will start programming and in couple of seconds the device would be configured. Check the DONE indication in the bottom console window.

Step 23: Check the design functionality on the board, by applying signal from switches or other points.
Chapter 6: Configuration/Downloading

For Xilinx devices.

<table>
<thead>
<tr>
<th>Mode Selection Header</th>
<th>JP1</th>
</tr>
</thead>
<tbody>
<tr>
<td>JTAG</td>
<td>Short 1-2</td>
</tr>
<tr>
<td>Slave Serial</td>
<td>Short 2-3</td>
</tr>
<tr>
<td>TDI</td>
<td>DIN</td>
</tr>
<tr>
<td>TCK</td>
<td>CCLK</td>
</tr>
<tr>
<td>TMS</td>
<td>PROG</td>
</tr>
<tr>
<td>TDO</td>
<td>DONE</td>
</tr>
</tbody>
</table>

Mode Selection Switch

<table>
<thead>
<tr>
<th></th>
<th>M0</th>
<th>M1</th>
<th>M2</th>
</tr>
</thead>
<tbody>
<tr>
<td>JTAG</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Slave Serial</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Master Serial</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The serial PROM is connected with FPGA through jumpers. While configuring the PLD from PC, the PROM has to be bypassed (JTAG & Slave serial modes).

Jumper selection for PROM

<table>
<thead>
<tr>
<th></th>
<th>Bypass PROM</th>
<th>Use PROM</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP2</td>
<td>Short 1-2</td>
<td>Short 2-3</td>
</tr>
<tr>
<td>JP3</td>
<td>Short 1-2</td>
<td>Keep open</td>
</tr>
</tbody>
</table>

Note: Altera device adaptors can be programmed only in JTAG mode. For more programming details, refer the respective device datasheet.
# Chapter 7: Pin Assignment

## For Xilinx Devices

- Spartan-II FPGA (XC2S30PQ208)
- XC9500 CPLD (XC95xx PC84)

<table>
<thead>
<tr>
<th>Clock and Reset</th>
<th>O/P LEDs</th>
<th>7 segment Display</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA CPLD</td>
<td>FPGA CPLD</td>
<td>FPGA CPLD</td>
</tr>
<tr>
<td>Reset</td>
<td>206 74 L 15</td>
<td>45 35 L 7 61 45</td>
</tr>
<tr>
<td>Clock</td>
<td>80 10 L 14</td>
<td>46 36 L 6 62 46</td>
</tr>
<tr>
<td></td>
<td>47 37 L 5 63 47</td>
<td>Seg C 30 32</td>
</tr>
<tr>
<td></td>
<td>48 39 L 4 67 48</td>
<td>Seg D 31 31</td>
</tr>
<tr>
<td></td>
<td>49 40 L 3 68 50</td>
<td>Seg E 33 26</td>
</tr>
<tr>
<td></td>
<td>57 41 L 2 69 51</td>
<td>Seg F 34 25</td>
</tr>
<tr>
<td></td>
<td>58 43 L 1 70 52</td>
<td>Seg G 35 24</td>
</tr>
<tr>
<td></td>
<td>59 44 L 0 71 53</td>
<td>Seg DP 36 23</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RS-232 Port</th>
<th>FPGA CPLD</th>
<th>DISP En 1 37 19</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXD</td>
<td>193 NA</td>
<td>DISP En 2 41 17</td>
</tr>
<tr>
<td>TXD</td>
<td>192 NA</td>
<td>DISP En 3 42 15</td>
</tr>
</tbody>
</table>

NA: Not Available
For Xilinx Devices

? Spartan-II FPGA (XC2S30PQ208)
? XC9500 CPLD (XC95xx PC84)

<table>
<thead>
<tr>
<th>Configurable Switches</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>S23</td>
</tr>
<tr>
<td>S22</td>
</tr>
<tr>
<td>S21</td>
</tr>
<tr>
<td>S20</td>
</tr>
<tr>
<td>S19</td>
</tr>
<tr>
<td>S18</td>
</tr>
<tr>
<td>S17</td>
</tr>
<tr>
<td>S16</td>
</tr>
</tbody>
</table>

NA: Not Available

Note: Lock the listed I/Os of entity in User Constraints File (UCF) with the above pin numbers before going for implementation process.
For Altera Devices

? ACEX 1K FPGA (EP1k50 TQ144)
? MAX7000S CPLD (EPM7125SLC84)

<table>
<thead>
<tr>
<th>Clock and Reset</th>
<th>O/P LEDs</th>
<th>7 segment Display</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGACPLD</td>
<td>FPGACPLD</td>
<td>FPGACPLD</td>
</tr>
<tr>
<td>Reset</td>
<td>122 1</td>
<td>L 15 31 35 L 7 43 46 Seg A 17 25</td>
</tr>
<tr>
<td>Clock</td>
<td>55 83</td>
<td>L 14 32 36 L 6 44 48 Seg B 18 27</td>
</tr>
<tr>
<td></td>
<td></td>
<td>L 13 33 37 L 5 46 49 Seg C 19 28</td>
</tr>
<tr>
<td></td>
<td></td>
<td>L 12 36 39 L 4 47 50 Seg D 20 29</td>
</tr>
<tr>
<td></td>
<td></td>
<td>L 11 37 40 L 3 48 51 Seg E 21 30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>L 10 38 41 L 2 49 52 Seg F 22 31</td>
</tr>
<tr>
<td></td>
<td></td>
<td>L 9 39 44 L 1 51 54 Seg G 23 33</td>
</tr>
<tr>
<td></td>
<td></td>
<td>L 8 41 45 L 0 59 55 Seg DP 26 34</td>
</tr>
<tr>
<td>RS-232 Port</td>
<td></td>
<td>DISP En 1 27 20</td>
</tr>
<tr>
<td>FPGACPLD</td>
<td></td>
<td>DISP En 2 28 21</td>
</tr>
<tr>
<td>RXD</td>
<td>124 NA</td>
<td>DISP En 3 29 4</td>
</tr>
<tr>
<td>TXD</td>
<td>140 NA</td>
<td>DISP En 4 30 5</td>
</tr>
</tbody>
</table>

NA: Not Available
For Altera Devices

- ACEX 1K FPGA (EP1k50 TQ144)
- MAX7000S CPLD (EPM7125SLC84)

<table>
<thead>
<tr>
<th>I/O</th>
<th>FPGA</th>
<th>CPLD</th>
<th>I/O</th>
<th>FPGA</th>
<th>CPLD</th>
<th>I/O</th>
<th>FPGA</th>
<th>CPLD</th>
</tr>
</thead>
<tbody>
<tr>
<td>S23</td>
<td>60</td>
<td>56</td>
<td>S15</td>
<td>70</td>
<td>67</td>
<td>S7</td>
<td>83</td>
<td>77</td>
</tr>
<tr>
<td>S22</td>
<td>62</td>
<td>57</td>
<td>S14</td>
<td>72</td>
<td>68</td>
<td>S6</td>
<td>86</td>
<td>79</td>
</tr>
<tr>
<td>S21</td>
<td>63</td>
<td>58</td>
<td>S13</td>
<td>73</td>
<td>69</td>
<td>S5</td>
<td>87</td>
<td>80</td>
</tr>
<tr>
<td>S20</td>
<td>64</td>
<td>60</td>
<td>S12</td>
<td>78</td>
<td>70</td>
<td>S4</td>
<td>88</td>
<td>81</td>
</tr>
<tr>
<td>S19</td>
<td>65</td>
<td>61</td>
<td>S11</td>
<td>79</td>
<td>73</td>
<td>S3</td>
<td>89</td>
<td>18</td>
</tr>
<tr>
<td>S18</td>
<td>67</td>
<td>63</td>
<td>S10</td>
<td>80</td>
<td>74</td>
<td>S2</td>
<td>90</td>
<td>17</td>
</tr>
<tr>
<td>S17</td>
<td>68</td>
<td>64</td>
<td>S9</td>
<td>81</td>
<td>75</td>
<td>S1</td>
<td>91</td>
<td>16</td>
</tr>
<tr>
<td>S16</td>
<td>69</td>
<td>65</td>
<td>S8</td>
<td>82</td>
<td>76</td>
<td>S0</td>
<td>92</td>
<td>15</td>
</tr>
</tbody>
</table>

NA: Not Available

**Note:** Lock the listed I/Os of entity in **Quartus-II** assignment organizer before downloading the configuration file in the respective PLD.
### Chapter 8: Header and Jumper settings

#### Clock

<table>
<thead>
<tr>
<th>Jumper Setting</th>
<th>Clock</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2</td>
<td>8 MHz</td>
</tr>
<tr>
<td>2-3</td>
<td>GND</td>
</tr>
</tbody>
</table>

#### Mode Selection Header

<table>
<thead>
<tr>
<th>JP1</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>JTAG</strong></td>
</tr>
<tr>
<td>Short 1-2</td>
</tr>
<tr>
<td>TDI</td>
</tr>
<tr>
<td>TCK</td>
</tr>
<tr>
<td>TMS</td>
</tr>
<tr>
<td>TDO</td>
</tr>
</tbody>
</table>

#### Mode Selection Switch

<table>
<thead>
<tr>
<th></th>
<th>M0</th>
<th>M1</th>
<th>M2</th>
</tr>
</thead>
<tbody>
<tr>
<td>JTAG</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Slave Serial</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Master Serial</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

#### Jumper selection for PROM

<table>
<thead>
<tr>
<th></th>
<th>Bypass PROM</th>
<th>Use PROM</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP2</td>
<td>Short 1-2</td>
<td>Short 2-3</td>
</tr>
<tr>
<td>JP3</td>
<td>Short 1-2</td>
<td>Keep open</td>
</tr>
</tbody>
</table>
Configurable I/Os

<table>
<thead>
<tr>
<th>I/O number</th>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S23-S0</td>
<td>Short 1-2</td>
<td>Keep open</td>
</tr>
</tbody>
</table>

Output LEDs

| JL0-JL7   |
| JL8-JL1 5 |

Header Name   | Ident   |
---------------|---------|
FPGA Header    | JH1, JH2, JH3, JH4 |
Power supply   | JP6     |
Chapter 9: Sample Codes

User can use sample codes to work on Universal trainer board, provided along with the kit. The list of sample codes provided is mentioned below, for more information and getting new examples and code, user can visit our website www.ni2designs.com

? Digital logic code
  o Combination circuits
    ✶ Basic logic gates
    ✶ Binary to gray converter
    ✶ 7 segment decoder
    ✶ 3:8 decoder
    ✶ Demultiplexer
    ✶ Multiplexer
    ✶ Parity generator
    ✶ Full adder – behavioral model
    ✶ Full adder- structural model
    ✶ Half adder
    ✶ 4 bit ALU
    ✶ Model of IC 74xx245
    ✶ Model of IC 74181 (4 bit ALU)
  o Sequential Logic
    ✶ 4 bit binary counter
    ✶ 4 bit universal binary counter
    ✶ D F/F with asynchronous reset
    ✶ D F/F with synchronous reset
    ✶ SRAM model (16 bytes)
    ✶ 4 bit shift register with enable, load and parallel o/ps
Chapter 10: Glossary of Terms

ASIC (Application Specific Integrated Circuit)
A custom integrated circuit designed specifically for one end product or a closely related family of end products.

Concurrency
The ability of an electronic circuit to do several (or at least two) different things at the same time. Contrast with computer programs, which usually execute only one instruction at a time unless the program is running on a processor with multiple, concurrent execution units.

CPLD (Complex Programmable Logic Device)
A programmable IC which is more complex than the original Programmable Logic Devices such as AMD's (originally MMI's) PALs but somewhat less complex than Field Programmable Logic Arrays.

EDIF (Electronic Design Interchange Format)
A standard representation format for describing electronic circuits, used to allow the interchange of circuit design information between EDA tools.

FPGA (Field Programmable Gate Array)
An integrated circuit containing a large number of logic cells or gates that can be programmably configured after the IC has been manufactured. Some FPGAs use fuses for this programming and others store the configuration in an on chip EEPROM or RAM memory. Fuse programmed parts cannot be reprogrammed so they can only be configured once. EEPROM based FPGAs can be erased and reprogrammed so they can be configured many times. RAM based FPGAs can be reconfigured quickly, even while the circuit is in operation.

HDL (Hardware Description Language)
A synthetic computer based language used for the formal description of electronic circuits. An HDL can describe a circuit's operation, its design, and a set of tests to verify circuit operation through simulation. The two most popular digital HDLs are VHDL and Verilog. An analog HDL called AHDL is under development by many vendors. HDLs make it easier to develop very large designs through formal software engineering methods that define ways
to divide a large team project into smaller pieces that can be implemented by individual team members.

**Moore's Law**
An empirical law developed and later revised by Intel's Gordon Moore which predicts that the IC industry is capable of doubling the number of transistors on a silicon chip every 18 months (originally every year) resulting in declining IC prices and increasing performance. Most design cycles in the electronics industry including embedded system development firmly rely on Moore's law.

**Net List (or Netlist)**
A computer file (sometimes a printed listing) containing a list of the signals in an electronic design and all of the circuit elements (transistors, resistors, capacitors, ICs, etc.) connected to that signal in the design.

**PLCC (Plastic Leaded Chip Carrier)**
A low cost IC package (usually square). PLCCs have interconnection leads on either two (usually only for memory chips) or all four sides (for logic and ASIC chips).

**PLD (Programmable Logic Device)**
The generic term for all programmable logic ICs including PLAs (programmable logic arrays), PALs, CPLDs (complex PLDs), and FPGAs (field programmable gate arrays).

**PROM (Programmable Read Only Memory)**
An integrated circuit that stores programs and data in many embedded systems. PROM stores retains information even when the power is off but it can only be programmed or initialized once.

**RTL (Register Transfer Level or Register Transfer Logic)**
A register level description of a digital electronic circuit. Registers store intermediate information between clock cycles in a digital circuit, so an RTL description describes what intermediate information is stored, where it is stored within the design, and how that information moves through the design as it operates.

**Simulation**
Modeling of an electronic circuit (or any other physical system) using computer based algorithms and programming. Simulations can model designs at many levels of abstraction (system, gate, transistor, etc.). Simulation allows
engineers to test designs without actually building them and thus can help speed the development of complex electronic systems. However, the simulations are only as good as the mathematical models used to describe the systems; inaccurate models lead to inaccurate simulations. Therefore, accurate component models are essential for accurate simulations.

**Synthesis (also Logic Synthesis)**
A computer process that transforms a circuit description from one level of abstraction to a lower level, usually towards some physical implementation. Synthesis is to hardware design what compilation is to software development. In fact, logic synthesis was originally called hardware compilation.

**User Constraints File (UCF)**
A user created ASCII file for storing timing constraints and location constraints for a design implementation.

**Verilog**
A hardware description language developed by Gateway Design Automation (now part of Cadence) in the 1980s which became very popular with ASIC and IC designers.

**VHDL (VHSIC Hardware Description Language)**
A hardware description language developed in the 1980s by IBM, Texas Instruments, and Intermetrics under US government contract for the Department of Defense's VHSIC (Very High Speed Integrated Circuit) program. VHDL enjoys a growing popularity with ASIC designers as VHDL development tools mature.
25/B-5, Bandal Complex
Bhusari Colony, Paud Road, Kothrud,
Pune – 411 038
Maharashtra.
Tele-fax: +91-20-2528 6948
Email: info@ni2designs.com
www.ni2designs.com